Beyond VHDL Simulation to On-Chip Testing

This paper is archived under Volume 18 / Number 4 (October – December 2008).

Ronald J. Hayne

Department of Electrical and Computer Engineering
The Citadel